Regviz

Cypress Semiconductor /psoc63 /CPUSS /RAM2_PWR_CTL

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as RAM2_PWR_CTL

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Cypress Semiconductor/psoc63/CPUSS/RAM2_PWR_CTL#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (OFF)PWR_MODE 0VECTKEYSTAT

PWR_MODE=OFF

Description

RAM2 power control

Fields

PWR_MODE

Set Power mode for SRAM2

0 (OFF): See CM4_PWR_CTL

1 (RSVD): undefined

2 (RETAINED): See CM4_PWR_CTL

3 (ENABLED): See CM4_PWR_CTL
VECTKEYSTAT

Register key (to prevent accidental writes).

  • Should be written with a 0x05fa key value for the write to take effect.
  • Always reads as 0xfa05.

Links

()

Register License

Copyright 2016-2018 Cypress Semiconductor Corporation \n Licensed under the Apache License, Version 2.0 (the “License”); you may not use this file except in compliance with the License.
You may obtain a copy of the License at \n
http://www.apache.org/licenses/LICENSE-2.0
Unless required by applicable law or agreed to in writing, software distributed under the License is distributed on an “AS IS” BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and
limitations under the License.

 ()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data